磁力狗

磁力狗
为您索检到5条磁力链接，耗时0毫秒。
sort种类： 全部(5) 影视(2) 音乐(0) 图像(0) 文档书籍(0) 压缩文件(1) 安装包(0) 其他(2)
sort-list序列： 相关程度 热度 文件大小 添加时间 最近访问

最新地址

  • 最新地址
    •
    【影视】 Learn SystemVerilog Assertions and Coverage Coding in-depth
    收录时间:2020-01-28 文档个数:26 文档大小:781.2 MB 最近下载:2025-05-01 人气:7564 磁力链接
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/4_-_SVA_Basics_-_Sequence_and_Property_Blocks.mp4 44.0 MB
    • mp44_-_System_Verilog_Functional_Coverage_Coding/22_-_SV_Cross_Coverage.mp4 41.9 MB
    • mp44_-_System_Verilog_Functional_Coverage_Coding/21_-_Coverage_bins_-_Auto_transition_wildcard_ignore_illegal.mp4 40.2 MB
    • mp44_-_System_Verilog_Functional_Coverage_Coding/20_-_SV_Covergroups_and_Coverpoints_-_Basics.mp4 39.8 MB
    • mp44_-_System_Verilog_Functional_Coverage_Coding/24_-_Coverage_Methods_Performance_cover_properties_and_misc.mp4 39.3 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/3_-_SVA_Basics_-_Immediate_and_Concurrent_Assertions.mp4 38.3 MB
    • mp43_-_System_Verilog_Assertions_-_Properties_and_Clocking/13_-_SVA_-_Properties_-_Basics_and_Types.mp4 34.9 MB
    • mp43_-_System_Verilog_Assertions_-_Properties_and_Clocking/14_-_SVA_-_Recursive_Properties.mp4 34.8 MB
    • mp43_-_System_Verilog_Assertions_-_Properties_and_Clocking/15_-_Clock_resolution_and_Multiple_Clock_sequences.mp4 34.7 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/10_-_Sequences_-_Sampled_Value_Functions.mp4 33.9 MB
    • mp45_-_Course_Wrap_up_and_Summary/27_-_Summary_and_Wrap_up.mp4 32.9 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/9_-_Sequences_-_Local_Variables_and_Subroutines.mp4 32.8 MB
    • mp44_-_System_Verilog_Functional_Coverage_Coding/19_-_Introduction_to_Coverage.mp4 32.0 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/7_-_SequenceOperators_-FirstMatch_Throughout_and_Within.mp4 30.3 MB
    • mp43_-_System_Verilog_Assertions_-_Properties_and_Clocking/16_-_SVA_-_Binding_and_expect_property.mp4 30.0 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/2_-_Introduction_to_Assertions.mp4 29.4 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/6_-_SequenceOperators_-_AND_OR.mp4 29.2 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/5_-_SequenceOperators_-_Repeat_Operators.mp4 27.9 MB
    • mp43_-_System_Verilog_Assertions_-_Properties_and_Clocking/18_-_Assertions_-_Lab_Exercise_2.mp4 24.3 MB
    • mp42_-_System_Verilog_Assertions_-_Basics_and_Sequences/8_-_SequenceOperators-_if_else_ended_and_triggered.mp4 24.2 MB
    【其他】 SystemVerilog Design Start Programming Your Own ICs in HDL
    收录时间:2020-10-07 文档个数:3 文档大小:566.4 MB 最近下载:2025-05-01 人气:6543 磁力链接
    • tgzSystemVerilog Design Start Programming Your Own.tgz 566.4 MB
    • txtTorrent Downloaded From ExtraTorrent.cc.txt 352 Bytes
    • txtTorrent downloaded from demonoid.pw.txt 46 Bytes
    【其他】 Udemy.com.SOC.Verification.using.SystemVerilog-BooKWoRM
    收录时间:2021-06-29 文档个数:44 文档大小:616.0 MB 最近下载:2025-04-19 人气:390 磁力链接
    • r00bw-udmsocvus.r00 15.0 MB
    • r01bw-udmsocvus.r01 15.0 MB
    • r02bw-udmsocvus.r02 15.0 MB
    • r03bw-udmsocvus.r03 15.0 MB
    • r04bw-udmsocvus.r04 15.0 MB
    • r05bw-udmsocvus.r05 15.0 MB
    • r06bw-udmsocvus.r06 15.0 MB
    • r07bw-udmsocvus.r07 15.0 MB
    • r08bw-udmsocvus.r08 15.0 MB
    • r09bw-udmsocvus.r09 15.0 MB
    • r10bw-udmsocvus.r10 15.0 MB
    • r11bw-udmsocvus.r11 15.0 MB
    • r12bw-udmsocvus.r12 15.0 MB
    • r13bw-udmsocvus.r13 15.0 MB
    • r14bw-udmsocvus.r14 15.0 MB
    • r15bw-udmsocvus.r15 15.0 MB
    • r16bw-udmsocvus.r16 15.0 MB
    • r17bw-udmsocvus.r17 15.0 MB
    • r18bw-udmsocvus.r18 15.0 MB
    • r19bw-udmsocvus.r19 15.0 MB
    【压缩文件】 [ CourseLala.com ] Udemy - Randomization and IPC in SystemVerilog.zip
    收录时间:2021-07-29 文档个数:1 文档大小:4.0 GB 最近下载:2025-04-30 人气:969 磁力链接
    • zip[ CourseLala.com ] Udemy - Randomization and IPC in SystemVerilog.zip 4.0 GB
    【影视】 [ CoursePig.com ] Udemy - SystemVerilog Functional Coverage for Newbie
    收录时间:2023-03-31 文档个数:196 文档大小:2.6 GB 最近下载:2025-05-01 人气:4302 磁力链接
    • mp4~Get Your Files Here !/10. Projects/7. 8-bit Counter SystemVerilog TB.mp4 172.2 MB
    • mp4~Get Your Files Here !/9. Transition bins/1. Simple Transition Coverage.mp4 131.2 MB
    • mp4~Get Your Files Here !/10. Projects/3. FIFO Verilog TB.mp4 111.4 MB
    • mp4~Get Your Files Here !/10. Projects/5. Usage of Transition bins Serial Peripheral Interface.mp4 94.8 MB
    • mp4~Get Your Files Here !/8. Cross Coverage/8. Filtering Specific Combination from Cross.mp4 74.7 MB
    • mp4~Get Your Files Here !/8. Cross Coverage/2. Used Case I.mp4 66.6 MB
    • mp4~Get Your Files Here !/2. Getting Started/4. Understanding Covergroup and Event.mp4 65.9 MB
    • mp4~Get Your Files Here !/6. Sample Methods/9. User defined Sample method inside Property block.mp4 65.2 MB
    • mp4~Get Your Files Here !/3. Getting started with bins/7. Size of automatic bins.mp4 62.3 MB
    • mp4~Get Your Files Here !/5. Reusable Covergroup/4. Pass by reference.mp4 57.3 MB
    • mp4~Get Your Files Here !/3. Getting started with bins/2. Fundamentals.mp4 53.4 MB
    • mp4~Get Your Files Here !/9. Transition bins/7. Summary.mp4 52.6 MB
    • mp4~Get Your Files Here !/9. Transition bins/3. Consecutive Repetition Transition.mp4 49.2 MB
    • mp4~Get Your Files Here !/2. Getting Started/6. Understanding option.per_instance.mp4 48.6 MB
    • mp4~Get Your Files Here !/5. Reusable Covergroup/8. Used Case I.mp4 46.9 MB
    • mp4~Get Your Files Here !/3. Getting started with bins/22. Used Case Working with Simple FSM in Verilog.mp4 46.1 MB
    • mp4~Get Your Files Here !/3. Getting started with bins/14. Demonstration.mp4 45.6 MB
    • mp4~Get Your Files Here !/5. Reusable Covergroup/6. Things to remember while working with Generic Covergroup.mp4 45.5 MB
    • mp4~Get Your Files Here !/1. IDE and Motivation/2. Motivation 2 Knowing all the Transitions are Covered by SPI.mp4 42.2 MB
    • mp4~Get Your Files Here !/6. Sample Methods/7. User define Sample Method inside function block.mp4 40.3 MB
    共1页 上一页 1 下一页
    >